CLAIMS

What is claimed is:

1	1.	A network system comprising:	
2		- a plurality of network processor interfaces for transmitting and receiving data	
3	cell sequence	5,	
4		- a switch fabric interface;	
5		- an ingress path providing a plurality of ingress queues between the plurality of	
6	network proce	essor interfaces and the switch fabric interface combining the transmitted data calls	
7	of the network processors to a single data cell sequence;		
75 5 8 5 5 9 5 5 10 10 10 10 10 10 10 10 10 10 10 10 10		- an egress path providing a plurality of egress queues and a memory controller	
9 -	between the plurality of the switch fabric interface and network processor interfaces for		
10	distributing data cell sequences from a received data cell sequence to the respective network		
	processor interfaces.		
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2.	System according to claim 1, wherein the egress path comprises a first egress path	
2	handling control signals and a second egress path handling data signals.		
1	3.	System according to claim 1, wherein each network processor interface comprises	
2	a receiving in	terface and a transmitting interface.	
1	4.	System according to claim 3, wherein the ingress queues each have an input and	
2	an output, ea	ach ingress queue input being coupled with a respective transmitting network	

processor interface, and the ingress path further comprises a multiplexer coupled with the outputs

HOU02:840741.1 24

of the plurality of ingress queues and the switch fabric interface.

3

4

- 5. System according to claim 4, further comprising an ingress output queue coupled between the multiplexer and the switch fabric interface.
 - 6. System according to claim 1, wherein the egress path comprises a de-multiplexer coupled with the switch fabric interface and the plurality of egress queues.
 - 7. System according to claim 1, wherein said memory controller comprises a memory interface and a egress path routing switch routing the received cells through a memory coupled with the memory controller or directly to the network processor interfaces if no memory is coupled with the memory controller.
 - 8. System according to claim 7, further comprising a first set of egress queues coupled between the de-multiplexer and a memory multiplexer coupled with a memory controller input, a memory de-multiplexer coupled with a memory controller output, a second set of egress queues coupled between the memory de-multiplexer and the network processor interfaces.
 - 9. System according to claim 8, wherein the egress path comprises a first egress path handling control signals and a second egress path handling data signals, wherein the first egress path comprises a third set of egress queues coupled between the de-multiplexer and the network processors and the second egress path comprises the first and second egress queues, and wherein a plurality of output multiplexers is coupled between the network processors and the first and second egress paths.

HOU02:840741.1 25

2

- 1 10. System according to claim 8, wherein the first and second set of egress queues comprises two queues associated with each network processor interface.
- 1 11. System according to claim 7, wherein the memory interface is configured to couple with an error correcting memory.
- 1 12 System according to claim 7, wherein the memory interface is configured to 2 couple with a DDR SRAM.
 - 13. System according to claim 11, wherein the memory interface is configured to couple with a QDR ECC SRAM.
 - 14. System according to claim 11, wherein the error correcting memory is an in-band memory.
 - 15. System according to claim 1, wherein each queue comprises an associated watermark register.
 - 16. System according to claim 15, further comprising a control unit for controlling the ingress and egress queues.
- 1 17. System according to claim 15, further comprising a host-subsystem interface 2 coupled with the control unit.
- 1 18. System according to claim 1, wherein the network processor interface is provided 2 on a line card having five network processor ports.

26

HOU02:840741.1

- 1 19. System according to claim 18, comprising a plurality of five network processor 2 ports.
- 1 20. System according to claim 20, wherein the switch fabric interface has a higher 2 bandwidth than one of the plurality of network processor interfaces and the number of network 3 processors interfaces is adapted to approximately match the bandwidth of the bandwidth of the 4 switch fabric interface.
 - 21. A method of controlling the ingress and egress data paths of a network processor interface system, said method comprising the steps of:
 - providing a plurality of network processor interfaces for transmitting and receiving data cell sequences,
 - providing a switch fabric interface;
 - providing an ingress path having a plurality of ingress queues between the plurality of network processor interfaces and the switch fabric interface combining the transmitted data calls of the network processors to a single data cell sequence; and
 - providing an egress path having a plurality of egress queues and a memory controller between the plurality of the switch fabric interface and network processor interfaces for distributing data cell sequences from a received data cell sequence to the respective network processor interfaces.
 - 22. Method according to claim 21, further comprising the steps of:
 - buffering transmitted data cells in the ingress queues,
 - combining the content of the ingress queues, and

27 HOU02:840741.1

1

9

10

11

12

1

2

3

4		- buffering the combined data cells in an ingress output queue.
1	23.	Method according to claim 21, further comprising the step of:
2	- split	ting the egress path in a first path handling control data cells and a second path
3	handling data	cells.
1	24.	Method according to claim 21, further comprising the step of:
2		- if a memory is coupled to the memory interface, storing received data cells in
3	the me	emory,
4		- otherwise moving the received data cells directly to the respective network
	proces	ssor interface.
9 4 7	25.	Method according to claim 23, further comprising the steps of:
2		- providing at least two egress queues for each network processor interface, and
.		- selecting which queue is coupled with the associated network processor
4	interfa	ice.
1	26.	Method according to claim 24, further comprising the steps of:
2		- generating a control data cell by the memory controller, and
3		- routing the generated control cell through the first egress path.
1	27.	Method according to claim 21, further comprising the steps of:
2		- monitoring the filling level of the queues, and
3		- generating control signals according to the filling level.
1	28.	Method according to claim 27, further comprising the step of:

28 HOU02:840741.1

ATTORNEY DOCKET NO. 069099.0105

- discarding data cells according to their status if the filling level is reached within a queue.
- 1 29. Method according to claim 21, further comprising the step of:
- 2 distributing data cells according to a priority scheme included in the data cells.
- 1 30. Method according to claim 21, further comprising:

FET 20 F 10 2 F 13 F 14 F 15

- distributing data cells according to a Quality of Service scheme included in the data cells.
 - 31. Method according to claim 21, wherein storage area network and networking protocols are processed.
 - 32. Method according to claim 21, wherein the switch fabric interface has a higher bandwidth than one of the plurality of network processor interfaces, and the method further comprises the step of providing a number of network processor interfaces adapted for combining the bandwidth of the network processors to approximately match the bandwidth of the switch fabric interface.
- 1 33. Method according to claim 32, wherein the bandwidth of the switch fabric 2 interface is lower than the combined bandwidth of the network processor interfaces.

HOU02:840741.1 29